I. INTRODUCTION
The floating-(or flying-) capacitor technique is a wellknown method for low-level signal amplification [l] and multiplexing [2] [3] [4] . Fig. 1 shows a floating-capacitor arrangement where first input switches SI and S2 close and C, charges to the input voltage y. Next, input switches open and output switches S3 and S4 close, so that the charge stored by C, is shared by C,, assuming it was previously discharged, according to voltage, which must be connected to an amplifier providing gain and a low output impedance. It follows that (2) v, =v, CS cs f -c€f Therefore, the output voltage ideally depends only on the differential input voltage, thus yielding a very high common mode rejection ratio (CMRR) without needing any component matching.
When the floating-capacitor technique is used for amplification [I] or demodulation [5] , and also in some multiplexers [2] , the output of S4 is usually grounded and the output of S3 is connected to a single-ended amplifier that provides gain and low output impedance [I] [5] . This is considered to be an advantage because it allows us to use an op-amp-based amplifier, which is cheaper than an instrumentation amplifier. Furthermore, by using switches able to withstand high voltages it is possible to pick small differential voltages superimposed on very high commonmode voltages. In multiplexers, however, sometimes [3] [4] none of their output terminals is grounded and they are connected to an instrumentation amplifier.
Therefore, the question arises about whether it is better to use the floating capacitor as a building block with differential input but single-ended output, or as a fully differential circuit. A satisfactory answer can only be given by considering that the floating capacitor must be used in conjunction with an ensuing amplifier.
II. THEORETICAL ANALYSIS
A. Fully differential floating capacitor At any arbitrary clock period n, when in Fig. 2 S1 and S2 are closed, the total charge on the top side will be that resulting from the actual input voltages on the top side of input capacitances plus the charge stored on the top side of output capacitances at the previous clock period n -1, assuming that C, has not been discharged (reset) between samples. The same will apply for the total charge on the bottom side. That is,
If switches are assumed to have zero ON resistance, when output switches S3 and S4 close, the electric chapye will quickly redistribute among capacitances. Voltages at the respective output terminals will fulfill the condlitions
The total charge at each side cannot change,
Because no charge can be transferred from the top side to the bottom side of C, and C, , it is reasonable to expect that after many clock cycles the voltage at each output terminal will equal that at the respective input terminal, which is assumed to be constant. That is, VI = V,,, V, = V,. Appendix A shows that this is indeed the case.
Fig. 2. Fully differential floating capacitor with stray capacitances
Input and output signals can be described in terms of differential and common-mode voltages, V , = V;, -V,, differential circuits can be described by four transfer functions as follows [SI:
In the present case, G,, = 1, G, = 0, G, = 0 and G, = 1.
The common mode rejection ratio (CMRR = GJG,) is therefore infinite because the input common mode voltage cannot produce any differential output voltage. In practice, the input voltage will not be truly constant and when closing S3 and S4 there will be some charge redistribution to "update" the voltage across C,. But if the swicthing rate is fast enough as compared to the rate of change of the input signal, the steady state will quickly be reached.
Floating capacitor with single-ended output If in Fig. 2 the output of S4 is grounded, then when S1 and S2 are closed, eqn. (3) still holds (with V, = 0). When S3 and S4 close, the charge on the top side will remain constant (Q,,(n) = QJn)), but the charge on the bottom side will be dumped into ground. The output voltage will fulfill the condition
(7)
Appendix 6 shows that after many clock cycles the output voltage will be
If input signals are again described by differential and common mode voltages, V,, can be written as
Therefore, the common mode rejection ratio is now finite,
This analysis shows that a fully differential floating capacitor circuit has a CMRR larger than a circuit with a grounded output.
C. Effect of output amplifier on the CMRR
An output amplifier is required to provide gain and low output impedance for both floating capacitor circuits (fully differential and single ended). If this amplifier has a differential input, the overall CMRR will be [6], (1 2) where CMRR,, and CMRR, are the respective CMRR for the floating capacitor circuit and the amplifier. This means that CMRR, will usually be lower than that of each stage. Hence, if the fully differential floating capacitor is used because of its high CMRR, then CMRR, must be very high too, otherwise it will yield a low CMRR,.
For low-frequency signal amplification, a high CMRR, is provided by amplifiers with differential input and diflerential output built from matched op amps, without requiring any matched resistors [7] . But, if a fullydiflerential amplifier with high CMRR is already available, there is no need for an input amplifier stage based on the floating capacitor. Differential amplifiers with single-ended output have a CMRR, much lower than that of fully differential amplifiers, and depends on their differential gain. Low-gain amplifiers have a lower CMRR. Hence, for low-gain applications a floating capacitor with singleended output may have a larger CMRR.
If the floating capacitor is used as coherent amplitude dernodulator [5] , its switches typically operate at the carrier frequency. For frequencies about 1 kHz or higher, transients, ON resistance and limited input-output isolation in switches will probably result in a CMRR,, lower thain CMRR, for a differential amplifier working at lowfrequency (demodulated signal). Consequently, in this case it should be advantageous to place a fully differential floating capacitor demodulator in front of a differential amplifier, rather than using a single-ended demodulator like in [5] .
'The! floating capacitor is also used in fully differential multiplexers [3] , [4] . In Fig. 3 , if each input signal is sampled by a floating capacitor, it is possible to simultaneously sample all input signals and then sequentially amplify each sampled signal by using the same differential (or fully differential) amplifier. The same On the other side, given that G,, = 0 and G , , = 1, according to (6) it will be V, = V,. Hence, the amplifier (and input switches) must withstand the input common mode voltage present at any input channel. In case of large common-mode voltages, it may be better to use an amplifier with single-ended input because then only the differential input voltage is applied to the amplifier. Alternatively, if there is galvanic isolation between signal ground and amplifier ground it is feasible to use standard switches and a differential amplifier because most of the signal common mode voltage will be applied across the isolation barrier.
In summary, for simultaneous multiplexing and in coherent amplitude demodulators, it may be better to use a fully differential floating capacitor. For large common mode voltages, either in multiplexers, amplifiers or demodulators, it may be better to use a floating capacitor with single-ended output.
EXPERIMENTAL RESULTS AND DISCUSSION
We have built the circuit in Fig. 2 by using CMOS switches (CD4053B). The circuit output was connected to an instrumentation amplifier. The same circuit was used either as amplifier or coherent demodulator. When working as amplifier, the switching frequency must be much lower than the frequency of the (differential) input signal. When working as coherent demodulator, the switching frequency was the same as the carrier frequency. The reference circuit had: C, = C, = 1 pF , duty cycle 10% for the clock signal (10% sample, 90% hold) and the parasitic capacitances inherent to components and circuit layout. For each circuit, both output configurations were tested: fully differential and single ended. Table I shows the CMRR for the demodulator when the ensuing amplifier was the INA 110 with a gain of 500 (for the fully-differential demodulator) or 100 (for the demodulator with single-ended output). The amplifier works at dc and, from data books, its typical CMRR at dc is 110 dB for gains of 100 and higher. First, the reference circuit was measured. The first row in Table 1 shows that at low carrier frequency the CMRR for the fully differential circuit is limited by the amplifier (12); but from 10 kHz up there is some reduction in CMRR attributable to the demodulator. Nevertheless, the CMRR is very high. When the S4 output is grounded the CMRR is due to the demodulator. It decreases from 8 dB at 10 Hz, as predicted by (1 l), to 30 dB at 100 kHz.
Next, it was verified that C, had no influence in the CMRR, as predicted by the theoretical models. A reduced dutty cycle, however, resulted in a reduced CMRR at high frequency (second set of results in Table 1 ). When C, was reduced from 1 pF to 100 nF, the low-frequency CMRR for the fully differential demodulator first increased by about 20 dB. From (12), this can be explained if each stage has a CMRR with opposite sign leading to some fortuitous cancellation. By the same token, if the input terminals for the amplifier were inverted the CMRR should decrease; effectively, it reduced to values close to those for the reference circuit. For the single-ended demodulator, when C, = 100 nF the CMRR reduced by about 20 dB, as predicted by (1 1).
Then the parasitic impedance was increased by connecting an 100 pF capacitor, first from the top side to ground and then from the bottom side to ground. Both effects, the fortuitous compensation for the fullydifferential demodulator and CMRR reduction for the single-ended demodulator, as predicted by (1 1) were obtained again. It is worth mentioning that inverting input connections for the instrumentation amplifier works in opposite ways for C,, and C, . Furthermore, C , should not affect the results for the single-ended circuit, but from 10 kHz up, a large C,, yields a reduced CMRR.
Whein the floating capacitor was used to amplify lowfrequency signals (0.1 Hz) the results for the frequency behaviour of the CMRR were similar as shown in Table II the results are the same.
We also used the INA114 as differential amplifier. For the fully differential circuit the CMRR increased to about 120 dB at low-frequencies because the INA114 has a better CMRR at dc. The CMRR for the fully differential circuit at higher frequencies and for the single-ended circuit was similar.
IV. CONCLUSIONS
The floating-capacitor circuit provides an excellent CMRR when used as fully-differential amplifier or demodulator. The CMRR for the floating-capacitor circuit with singleended output, depends on the ratio between the sampling capacitor C, and stray capacitance from the circuit high side to ground (11). Second-order effects reduce the CMRR at frequencies above 1 kHz. This reduction is stronger for the single-ended circuit.
Whatever the application, the floating-capacitor circuit requires an ensuing amplifier offering voltage gain and low output impedance. If the signal, once amplified, must be single ended, then in amplifiers and some multiplexers it may be better to have a floating capacitor with singleended output whilst in demodulators a floating capacitor with differential output yields a better CMRR. For large common mode input voltages, it is also better to use single-ended amplifiers.
which can be expressed as 
